메인 콘텐츠로 건너뛰기
We value your privacy

We and our selected partners use cookies to enhance your browsing experience, serve personalized content, and analyze our traffic. By clicking "Accept All", you consent to our use of cookies. 더 알아보기

Moov logo

Moov Icon
TERADYNE J750EX
  • TERADYNE J750EX
  • TERADYNE J750EX
  • TERADYNE J750EX
설명
-Dimension: 72cm(W) × 82cm(D) × 95cm(H) -Weight: 336KG
환경 설정
-Power supply: 3Φ AC380V ± 10 % ( The AC Power Vault may need to be rewired to produce the 208 VAC required to power the tester ) -Air source: 70~101 PSI -Four Wire Delta: Three (3) phases plus ground -Five Wire Wye: Three (3) phases plus ground and neutral -Frequency: 50 or 60Hz ± 2Hz -Line Variations: ± 5% -Noise Transients: Less than 300 volts, not to exceed 8msec. and 1 watt -External RFI: 10KHz-1.6MHz 1.6MHz-30MHz
OEM 모델 설명
The J750Ex is a low cost, high efficiency parallel test system for advanced microcontrollers and consumer SoC package test & wafer sort. It is built on the foundation of the J750, one of the most successful test platforms in ATE history. The J750Ex provides highly economical parallel test solutions for high-performance microcontrollers, consumer SoC devices, and digital wafer sort applications. It offers high parallel test configuration with 50% higher throughput and 99% parallel test efficiency. All J750 systems are DIB compatible and can run tens of thousands of J750 test programs. The J750Ex has a range of features including up to 1024 digital pins, 96 device power supplies, and analog test capability, as well as enhanced DFT capability with 196 Gbit scan depth and deep diagnostic capture. It also has a per-pin test architecture, pattern-controlled instrumentation, and flexible site mapping with no slot boundaries. The system is air-cooled and has a “Zero footprint” tester-in-a-test-head design for minimum floor space.
문서

문서 없음

카테고리
Final Test

마지막 검증일: 60일 이상 전

주요 품목 세부 정보

조건:

Used


작동 상태:

알 수 없음


제품 ID:

99838


웨이퍼 사이즈:

알 수 없음


빈티지:

알 수 없음


Have Additional Questions?
Logistics Support
Available
Money Back Guarantee
Available
Transaction Insured by Moov
Available
Refurbishment Services
Available
유사 등재물
모두 보기

TERADYNE

J750EX

verified-listing-icon
검증됨
카테고리
Final Test
마지막 검증일: 60일 이상 전
listing-photo-520b351faa504fa7a62a841ffed85ebd-https://d2pkkbyngq3xpw.cloudfront.net/moov_media/3.0-assets/photo-coming-soon-small.png
주요 품목 세부 정보

조건:

Used


작동 상태:

알 수 없음


제품 ID:

99838


웨이퍼 사이즈:

알 수 없음


빈티지:

알 수 없음


Have Additional Questions?
Logistics Support
Available
Money Back Guarantee
Available
Transaction Insured by Moov
Available
Refurbishment Services
Available
설명
-Dimension: 72cm(W) × 82cm(D) × 95cm(H) -Weight: 336KG
환경 설정
-Power supply: 3Φ AC380V ± 10 % ( The AC Power Vault may need to be rewired to produce the 208 VAC required to power the tester ) -Air source: 70~101 PSI -Four Wire Delta: Three (3) phases plus ground -Five Wire Wye: Three (3) phases plus ground and neutral -Frequency: 50 or 60Hz ± 2Hz -Line Variations: ± 5% -Noise Transients: Less than 300 volts, not to exceed 8msec. and 1 watt -External RFI: 10KHz-1.6MHz 1.6MHz-30MHz
OEM 모델 설명
The J750Ex is a low cost, high efficiency parallel test system for advanced microcontrollers and consumer SoC package test & wafer sort. It is built on the foundation of the J750, one of the most successful test platforms in ATE history. The J750Ex provides highly economical parallel test solutions for high-performance microcontrollers, consumer SoC devices, and digital wafer sort applications. It offers high parallel test configuration with 50% higher throughput and 99% parallel test efficiency. All J750 systems are DIB compatible and can run tens of thousands of J750 test programs. The J750Ex has a range of features including up to 1024 digital pins, 96 device power supplies, and analog test capability, as well as enhanced DFT capability with 196 Gbit scan depth and deep diagnostic capture. It also has a per-pin test architecture, pattern-controlled instrumentation, and flexible site mapping with no slot boundaries. The system is air-cooled and has a “Zero footprint” tester-in-a-test-head design for minimum floor space.
문서

문서 없음

유사 등재물
모두 보기